交大 307 實驗室
Mixed-Signal, Radio-Frequency, and Beyond
A 250 MHz 14 dB-NF 73 dB-Gain 82 dB-DR Analog Baseband Chain With Digital-Assisted DC-Offset Calibration for Ultra-Wideband
A 250 MHz analog baseband chain for Ultra-Wideband was implemented in a 1.2 V0.13 um CMOSprocess. The chip has an active area of 0.8 mm square. In the analog baseband, PGAs and filters are carried out by current-mode amplifiers to achieve wide bandwidth and wide dynamic range of gain, as well as low noise and [...]
Full Story »
A 1.2 V 114 mW Dual-Band Direct-Conversion DVB-H Tuner in 0.13-um CMOS
A fully integrated direct-conversion tuner is implemented in 0.13 um CMOS technology. A broadband noise-canceling balun LNA with the proposed dual cross-coupling technique helps achieve an overall receiver noise figure from 3.7 to 4.3 dB while consuming only 3.6 mW. The proposed current-mode switching scheme improves the achievable SNIR with a gain step of 15 [...]
Full Story »
A 2.4–5.4-GHz Wide Tuning-Range CMOS Reconfigurable Low-Noise Amplifier
A 2.4–5.4-GHz CMOS reconfigurable low-noise amplifier (LNA) is designed. It consists of two stages: a broadband input stage for a steady input matching and noise performance, and a reconfigurable band-selective stage which provides a wide-range frequency tuning from 2.4 to 5.4 GHz and a 12-dB stepped gain with linearity adjustment. The frequency tuning is conducted [...]
Full Story »
A 10-Gbps CMOS Single Chip Optical Receiver with 2-D Meshed Spatially-Modulated Light Detector
This chip describes the design of a 10-Gb/s fully integrated CMOS optical receiver, which consists of a novel spatially-modulated photo detector (SMPD), a low-noise trans-impedance amplifier (TIA), and a post limiting amplifier on a single chip. The bandwidth of proposed meshed SMPD can be boosted up to 6.9 GHz under a reverse-biased voltage of 14.2 [...]
Full Story »
A 3-10 GHz, 14-Band CMOS Frequency Synthesizer with Spurs Reduction for MB-OFDM UWB System
A 3-10 GHz, 14 Band CMOS frequency synthesizer with spurs reduction for MB-OFDM UWB system is presented. Based on a single PLL and two-stage frequency mixing architecture, the image spurs are suppressed below -45dBc and improved by more than 22 dB incorporating with I/Q calibration for the single side band mixers. Implemented in a 0.18-μm [...]
Full Story »
A 16-mW 8-Bit 1-GS/s Subranging ADC in 55nm CMOS
An 8-bit subranging ADC was fabricated using a 55nm CMOS technology. To enhance speed, subranging is executed by activating comparators in the digital domain. To save power, comparators are latches with automatic offset calibration. Operating at 1GHz sampling rate, the ADC consumes 16mW from a 1.2V supply. The measured DNL is 0.8LSB and INL is [...]
Full Story »
A 12-Bit 1.25-GS/s DAC in 90 nm CMOS
A current-steering digital-to-analog converter (DAC) was fabricated using a 90 nm CMOS technology. Its dynamic performance is enhanced by adopting a digital random return-to-zero (DRRZ) operation and a compact current cell design. The DRRZ also facilitates a current-cell background calibration technique that ensures the DAC static linearity. The measured differential nonlinearity (DNL) is 0.5 LSB [...]
Full Story »
A CMOS 8-Bit 1.6-GS/s DAC with Digital Random Return-to-Zero
A digital random-return-to-zero (DRRZ) technique is presented to improve the dynamic performance of current-steering digital-to-analog converters (DACs). To demonstrate the proposed technique, a CMOS 8-bit 1.6-GS/s DAC was fabricated in a 90 nm CMOS technology. The DAC achieves a spurious-free dynamic range (SFDR) better than 60 dB for a sinewave input up to 460 MHz, [...]
Full Story »
成果發表會暨歲末尾牙
主旨：敬邀參加交通大學電子研究所 307 實驗室『研究成果發表會』與『歲末尾牙』活動 時間：2012 年 1 月 17 日，PM 15:00 ~ 19:00 (成果發表)；PM 19:00 ~ 21:00 (尾牙餐會) 地點：國立交通大學 (光復校區) 交映樓 1F 國際會議廳 說明： 一、 交通大學電子研究所 307 實驗室將舉辦『研究成果發表會』，安排研究生報告最近發表之研究成果，預計有八個電路設計相關之題目發表，以加強實驗室與科技產業的交流，並促進實驗室技術研發之深度與產業應用性。 二、 敬請學長姐邀請貴公司代表同仁共同出席此『研究成果發表會』，指導後進學弟妹；並參加尾牙餐會與實驗室師長們敘舊。 三、 敬請收到訊息後，儘早回覆以下回函，以方便我們安排座位與餐點。(報名表下載) 四、 如有問題洽詢，請聯絡卓小姐，TEL：(03) 5131370，FAX：(03) 5715412。 E-mail：jean@alab.ee.nctu.edu.tw 敬祝 鈞安 吳重雨講座教授 敬邀 307 實驗室 總主持人 交通大學 電子研究所
Seminar: Imaging neural plasticity and drug effects in the brain (27/Dec/2011)
Title: Imaging neural plasticity and drug effects in the brain Speaker: Kai-Hsiang Chuang, PhD When: 27/Dec/2011 (Tue.) 10:00 – 11:00 Where: Rm#528, Engineering Building 4th, NCTU Abstract Recent advances in magnetic resonance imaging (MRI) have opened up new perspectives for understanding brain function and its plasticity after nerve damage, degeneration or even in the process [...]
演講與短期課程
- Seminar: Emerging Trends In Analog Design (2011/12/14)
- 【演講訊息】Self-Healing CMOS Transmitter for Millimeter-Wave Broadband Digital Communications (Oct/19, 2011)
- Short Courses by Prof. Ali Hajimiri (2011/08/01)
- Sivaco EDA Tools 教育訓練 2010/7/19+20
- 敬邀參加【阪和電子工業株式會社捐贈國立交通大學 TLP 研究量測設備 — 簽署合作協議＋捐贈儀式】
- 培訓課程: 微波電路設計
- 仿生系統與醫療輔具國際研討會
- Seminar: Toward CMOS Terahertz Circuits